ETA: experience with an Intel® Xeon™ processor as a packet processing engine

Greg J. Regnier, Dave B. Minturn, Gary L. McAlpine, Vikram A. Saletore, Annie Foong. ETA: experience with an Intel® Xeon™ processor as a packet processing engine. In Proceedings of the 11th Annual IEEE Symposium on High Performance Interconnects, HOTIC 2003, August 20-22, 2003, Stanford, CA, USA. pages 76-82, IEEE, 2003. [doi]

Authors

Greg J. Regnier

This author has not been identified. Look up 'Greg J. Regnier' in Google

Dave B. Minturn

This author has not been identified. Look up 'Dave B. Minturn' in Google

Gary L. McAlpine

This author has not been identified. Look up 'Gary L. McAlpine' in Google

Vikram A. Saletore

This author has not been identified. Look up 'Vikram A. Saletore' in Google

Annie Foong

This author has not been identified. Look up 'Annie Foong' in Google