Michel Renovell, Jean Michel Portal, Joan Figueras, Yervant Zorian. Test configuration minimization for the logic cells of SRAM-based FPGAs: a case study. In 4th European Test Workshop, ETW 1999, Constance, Germany, May 25-28, 1999. pages 146-151, IEEE Computer Society, 1999. [doi]
Abstract is missing.