DMR +: An efficient alternative to TMR to protect registers in Xilinx FPGAs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Pedro Reviriego, Mustafa Demirci, J. Tabero, A. Regadío, Juan Antonio Maestro. DMR +: An efficient alternative to TMR to protect registers in Xilinx FPGAs. Microelectronics Reliability, 63:314-318, 2016. [doi]

This author has not been identified. Look up 'Pedro Reviriego' in GoogleThis author has not been identified. Look up 'Mustafa Demirci' in GoogleThis author has not been identified. Look up 'J. Tabero' in GoogleThis author has not been identified. Look up 'A. Regadío' in GoogleThis author has not been identified. Look up 'Juan Antonio Maestro' in Google

runs on WebDSL