Efficient Test Circuit to Qualify Logic Cells

Renato P. Ribas, S. Bavaresco, Marcelo Lubaszewski, André Inácio Reis. Efficient Test Circuit to Qualify Logic Cells. In International Symposium on Circuits and Systems (ISCAS 2009), 24-17 May 2009, Taipei, Taiwan. pages 2733-2736, IEEE, 2009. [doi]

Authors

Renato P. Ribas

This author has not been identified. Look up 'Renato P. Ribas' in Google

S. Bavaresco

This author has not been identified. Look up 'S. Bavaresco' in Google

Marcelo Lubaszewski

This author has not been identified. Look up 'Marcelo Lubaszewski' in Google

André Inácio Reis

This author has not been identified. Look up 'André Inácio Reis' in Google