Raik Richter, Hans-Joachim Jentschel. A virtual clock enhancement method for DDS using an analog delay line. J. Solid-State Circuits, 36(7):1158-1161, 2001. [doi]
No references recorded for this publication.
No citations of this publication recorded.