A pipelined architecture for partitioned DWT based lossy image compression using FPGA s

Jörg Ritter, Paul Molitor. A pipelined architecture for partitioned DWT based lossy image compression using FPGA s. In FPGA. pages 201-206, 2001. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.