The logic design language and verification environment for the VLSI-/370

Wolfgang Roesner. The logic design language and verification environment for the VLSI-/370. Journal of Systems Architecture, 24(1-5):35-42, 1988. [doi]

Abstract

Abstract is missing.