The impact of transistor sizing on power efficiency in submicron CMOS circuits

Robert Rogenmoser, Hubert Kaeslin. The impact of transistor sizing on power efficiency in submicron CMOS circuits. J. Solid-State Circuits, 32(7):1142-1145, 1997. [doi]

Authors

Robert Rogenmoser

This author has not been identified. Look up 'Robert Rogenmoser' in Google

Hubert Kaeslin

This author has not been identified. Look up 'Hubert Kaeslin' in Google