Modelling SoC devices for virtual test using VHDL

Marco Rona, Gunter Krampl. Modelling SoC devices for virtual test using VHDL. In DATE. pages 770-771, 2001. [doi]

Abstract

Abstract is missing.