Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization

José Luis Rosselló, Jaume Segura. Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization. In ICCAD. pages 494, 2001. [doi]

Authors

José Luis Rosselló

This author has not been identified. Look up 'José Luis Rosselló' in Google

Jaume Segura

This author has not been identified. Look up 'Jaume Segura' in Google