Design of high-performance QCA incrementer/decrementer circuit based on adder/subtractor methodology

Nuriddin Safoev, Jun-Cheol Jeon. Design of high-performance QCA incrementer/decrementer circuit based on adder/subtractor methodology. Microprocessors and Microsystems, 72, 2020. [doi]

Authors

Nuriddin Safoev

This author has not been identified. Look up 'Nuriddin Safoev' in Google

Jun-Cheol Jeon

This author has not been identified. Look up 'Jun-Cheol Jeon' in Google