A tamper resistant hardware accelerator for RSA cryptographic applications

Giacinto Paolo Saggese, Luigi Romano, Nicola Mazzocca, Antonino Mazzeo. A tamper resistant hardware accelerator for RSA cryptographic applications. Journal of Systems Architecture, 50(12):711-727, 2004. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.