Improved matrix multiplier design for high-speed digital signal processing applications

Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, Anup Dandapat. Improved matrix multiplier design for high-speed digital signal processing applications. IET Circuits, Devices & Systems, 8(1):27-37, 2014. [doi]

Authors

Prabir Saha

This author has not been identified. Look up 'Prabir Saha' in Google

Arindam Banerjee

This author has not been identified. Look up 'Arindam Banerjee' in Google

Partha Bhattacharyya

This author has not been identified. Look up 'Partha Bhattacharyya' in Google

Anup Dandapat

This author has not been identified. Look up 'Anup Dandapat' in Google