Improved matrix multiplier design for high-speed digital signal processing applications

Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, Anup Dandapat. Improved matrix multiplier design for high-speed digital signal processing applications. IET Circuits, Devices & Systems, 8(1):27-37, 2014. [doi]

No reviews for this publication, yet.