Optimized ASIC/FPGA Design Flow for Energy Efficient Network Nodes

Hans Sahm, Matthias Sauppe, Erik Markert, Thomas Horn, Ulrich Heinkel, Klaus-Holger Otto. Optimized ASIC/FPGA Design Flow for Energy Efficient Network Nodes. Bell Labs Technical Journal, 18(3):195-209, 2013. [doi]

Authors

Hans Sahm

This author has not been identified. Look up 'Hans Sahm' in Google

Matthias Sauppe

This author has not been identified. Look up 'Matthias Sauppe' in Google

Erik Markert

This author has not been identified. Look up 'Erik Markert' in Google

Thomas Horn

This author has not been identified. Look up 'Thomas Horn' in Google

Ulrich Heinkel

This author has not been identified. Look up 'Ulrich Heinkel' in Google

Klaus-Holger Otto

This author has not been identified. Look up 'Klaus-Holger Otto' in Google