Low Power - High Speed Magnitude Comparator Circuit Using 12 CNFETs - researchr publication

researchr

You are not signed in
Sign in
Sign up

Jitendra Kumar Saini, Avireni Srinivasulu, Renu Kumawat. Low Power - High Speed Magnitude Comparator Circuit Using 12 CNFETs. In International SoC Design Conference, ISOCC 2018, Daegu, South Korea, November 12-15, 2018. pages 145-146, IEEE, 2018. [doi]

Abstract is missing.

runs on WebDSL