500-Mb/s nonprecharged data bus for high-speed DRAM's

Miyoshi Saito, Junji Ogawa, Hirotaka Tamura, Shigetoshi Wakayama, Hisakatsu Araki, Tsz-Shing Cheung, Kohtaroh Gotoh, Tadao Aikawa, Takaaki Suzuki, Masao Taguchi, Takeshi Imamura. 500-Mb/s nonprecharged data bus for high-speed DRAM's. J. Solid-State Circuits, 33(11):1720-1730, 1998. [doi]

Authors

Miyoshi Saito

This author has not been identified. Look up 'Miyoshi Saito' in Google

Junji Ogawa

This author has not been identified. Look up 'Junji Ogawa' in Google

Hirotaka Tamura

This author has not been identified. Look up 'Hirotaka Tamura' in Google

Shigetoshi Wakayama

This author has not been identified. Look up 'Shigetoshi Wakayama' in Google

Hisakatsu Araki

This author has not been identified. Look up 'Hisakatsu Araki' in Google

Tsz-Shing Cheung

This author has not been identified. Look up 'Tsz-Shing Cheung' in Google

Kohtaroh Gotoh

This author has not been identified. Look up 'Kohtaroh Gotoh' in Google

Tadao Aikawa

This author has not been identified. Look up 'Tadao Aikawa' in Google

Takaaki Suzuki

This author has not been identified. Look up 'Takaaki Suzuki' in Google

Masao Taguchi

This author has not been identified. Look up 'Masao Taguchi' in Google

Takeshi Imamura

This author has not been identified. Look up 'Takeshi Imamura' in Google