Evaluating and Improving Thread-Level Speculation in Hardware Transactional Memories

Juan Salamanca, José Nelson Amaral, Guido Araujo. Evaluating and Improving Thread-Level Speculation in Hardware Transactional Memories. In 2016 IEEE International Parallel and Distributed Processing Symposium, IPDPS 2016, Chicago, IL, USA, May 23-27, 2016. pages 586-595, IEEE Computer Society, 2016. [doi]

Authors

Juan Salamanca

This author has not been identified. Look up 'Juan Salamanca' in Google

José Nelson Amaral

This author has not been identified. Look up 'José Nelson Amaral' in Google

Guido Araujo

This author has not been identified. Look up 'Guido Araujo' in Google