Design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in GPU chips

Amit Sanghani, Bo Yang, Karthikeyan Natarajan, Chunsheng Liu. Design and implementation of a time-division multiplexing scan architecture using serializer and deserializer in GPU chips. In 29th IEEE VLSI Test Symposium, VTS 2011, May 1-5, 2011, Dana Point, California, USA. pages 219-224, IEEE Computer Society, 2011. [doi]

Authors

Amit Sanghani

This author has not been identified. Look up 'Amit Sanghani' in Google

Bo Yang

This author has not been identified. Look up 'Bo Yang' in Google

Karthikeyan Natarajan

This author has not been identified. Look up 'Karthikeyan Natarajan' in Google

Chunsheng Liu

This author has not been identified. Look up 'Chunsheng Liu' in Google