Rama Sangireddy. Instruction Format Based Selective Execution for Register Port Complexity Reduction in High-Performance Processors. In Third International Conference on Information Technology: New Generations (ITNG 2006), 10-12 April 2006, Las Vegas, Nevada, USA. pages 227-232, IEEE Computer Society, 2006. [doi]
Abstract is missing.