High-Speed Interconnect Technology: On-Chip and Off-Chip - researchr publication

researchr

You are not signed in
Sign in
Sign up

Sachin S. Sapatnekar, Jaijeet S. Roychowdhury, Ramesh Harjani. High-Speed Interconnect Technology: On-Chip and Off-Chip. In 18th International Conference on VLSI Design (VLSI Design 2005), with the 4th International Conference on Embedded Systems Design, 3-7 January 2005, Kolkata, India. pages 7, IEEE Computer Society, 2005. [doi]

Abstract is missing.

runs on WebDSL