A Convex Optimization Approach to Transistor Sizing for CMOS Circuits

Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya. A Convex Optimization Approach to Transistor Sizing for CMOS Circuits. In ICCAD. pages 482-485, 1991.

Authors

Sachin S. Sapatnekar

This author has not been identified. Look up 'Sachin S. Sapatnekar' in Google

Vasant B. Rao

This author has not been identified. Look up 'Vasant B. Rao' in Google

Pravin M. Vaidya

This author has not been identified. Look up 'Pravin M. Vaidya' in Google