A layered architecture for real-time systems

N. V. Satyanarayana, Rajib Mall, A. Pal. A layered architecture for real-time systems. Microprocessors and Microsystems, 20(4):241-250, 1996. [doi]

Abstract

Abstract is missing.