An efficient architecture for HWT using sparse matrix factorisation and DA principles

Abdul Naser Sazish, Abbes Amira. An efficient architecture for HWT using sparse matrix factorisation and DA principles. In IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2008, Macao, China, November 30 2008 - December 3, 2008. pages 1308-1311, IEEE, 2008. [doi]

Authors

Abdul Naser Sazish

This author has not been identified. Look up 'Abdul Naser Sazish' in Google

Abbes Amira

This author has not been identified. Look up 'Abbes Amira' in Google