Fast RTL Power Estimation for FPGA Designs

Paul Schumacher, Pradip Jha, Sudha Kuntur, Tim Burke, Alan Frost. Fast RTL Power Estimation for FPGA Designs. In International Conference on Field Programmable Logic and Applications, FPL 2011, September 5-7, Chania, Crete, Greece. pages 343-348, IEEE, 2011. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.