Anuja Sehgal, Sule Ozev, Krishnendu Chakrabarty. Test infrastructure design for mixed-signal SOCs with wrapped analog cores. IEEE Trans. VLSI Syst., 14(3):292-304, 2006. [doi]
No references recorded for this publication.
No citations of this publication recorded.