Design and Analysis of Low Power Staircase Decoder Using Configurable Pipeline Stages and Asynchronous Control Mechanism

Selciya Selvan, M. Bharathi. Design and Analysis of Low Power Staircase Decoder Using Configurable Pipeline Stages and Asynchronous Control Mechanism. VLSI Signal Processing, 98(1):13, June 2026. [doi]

Authors

Selciya Selvan

This author has not been identified. Look up 'Selciya Selvan' in Google

M. Bharathi

This author has not been identified. Look up 'M. Bharathi' in Google