Design and Analysis of Low Power Staircase Decoder Using Configurable Pipeline Stages and Asynchronous Control Mechanism

Selciya Selvan, M. Bharathi. Design and Analysis of Low Power Staircase Decoder Using Configurable Pipeline Stages and Asynchronous Control Mechanism. VLSI Signal Processing, 98(1):13, June 2026. [doi]

Abstract

Abstract is missing.