Formal Verification of a System-on-Chip Using Computation Slicing

Alper Sen, Vijay K. Garg, Jacob A. Abraham, Jayanta Bhadra. Formal Verification of a System-on-Chip Using Computation Slicing. In Proceedings 2004 International Test Conference (ITC 2004), October 26-28, 2004, Charlotte, NC, USA. pages 810-819, IEEE, 2004. [doi]

Authors

Alper Sen

This author has not been identified. Look up 'Alper Sen' in Google

Vijay K. Garg

This author has not been identified. Look up 'Vijay K. Garg' in Google

Jacob A. Abraham

This author has not been identified. Look up 'Jacob A. Abraham' in Google

Jayanta Bhadra

This author has not been identified. Look up 'Jayanta Bhadra' in Google