Triple-Phase Watermarking for Reusable IP Core Protection During Architecture Synthesis

Anirban Sengupta, Dipanjan Roy, Saraju P. Mohanty. Triple-Phase Watermarking for Reusable IP Core Protection During Architecture Synthesis. IEEE Trans. on CAD of Integrated Circuits and Systems, 37(4):742-755, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.