A 12-Gb/s Baud-Rate Clock and Data Recovery With 75% Phase-Detection Probability by Precoding and Integration-Hold-Reset Frontend - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hyeongmin Seo, Jiyun Han, Kyungmin Kim, Baek-Jin Lim, Eunseok Shin, Youngdon Choi, Hyungjong Ko, Jung Hwan Choi, Sang Hyun Lee, Changsik Yoo, Jaeduk Han. A 12-Gb/s Baud-Rate Clock and Data Recovery With 75% Phase-Detection Probability by Precoding and Integration-Hold-Reset Frontend. IEEE Trans. Circuits Syst. II Express Briefs, 70(2):411-415, February 2023. [doi]

This author has not been identified. Look up 'Hyeongmin Seo' in GoogleThis author has not been identified. Look up 'Jiyun Han' in GoogleThis author has not been identified. Look up 'Kyungmin Kim' in GoogleThis author has not been identified. Look up 'Baek-Jin Lim' in GoogleThis author has not been identified. Look up 'Eunseok Shin' in GoogleThis author has not been identified. Look up 'Youngdon Choi' in GoogleThis author has not been identified. Look up 'Hyungjong Ko' in GoogleThis author has not been identified. Look up 'Jung Hwan Choi' in GoogleThis author has not been identified. Look up 'Sang Hyun Lee' in GoogleThis author has not been identified. Look up 'Changsik Yoo' in GoogleThis author has not been identified. Look up 'Jaeduk Han' in Google

runs on WebDSL