Design and FPGA implementation of block synchronizer for Viterbi decoder - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Satish Sharma, Sunil Kulkarni, H. S. Vasudevamurthy, N. Valarmathi. Design and FPGA implementation of block synchronizer for Viterbi decoder. In International Conference on Advances in Computing, Communications and Informatics, ICACCI 2013, Mysore, India, August 22-25, 2013. pages 908-912, IEEE, 2013. [doi]

This author has not been identified. Look up 'Satish Sharma' in GoogleThis author has not been identified. Look up 'Sunil Kulkarni' in GoogleThis author has not been identified. Look up 'H. S. Vasudevamurthy' in GoogleThis author has not been identified. Look up 'N. Valarmathi' in Google

runs on WebDSL