Satish Sharma, Sunil Kulkarni, H. S. Vasudevamurthy, N. Valarmathi. Design and FPGA implementation of block synchronizer for Viterbi decoder. In International Conference on Advances in Computing, Communications and Informatics, ICACCI 2013, Mysore, India, August 22-25, 2013. pages 908-912, IEEE, 2013. [doi]
No references recorded for this publication.
No citations of this publication recorded.