Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers

Ahmed Shebaita, Yehea I. Ismail. Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers. IEEE Trans. on Circuits and Systems, 55-II(1):21-25, 2008. [doi]

Authors

Ahmed Shebaita

This author has not been identified. Look up 'Ahmed Shebaita' in Google

Yehea I. Ismail

This author has not been identified. Look up 'Yehea I. Ismail' in Google