Macro Block Based FPGA Floorplanning

Jianzhong Shi, Akash Randhar, Dinesh Bhatia. Macro Block Based FPGA Floorplanning. In 10th International Conference on VLSI Design (VLSI Design 1997), 4-7 January 1997, Hyderabad, India. pages 21-26, IEEE Computer Society, 1997. [doi]

Authors

Jianzhong Shi

This author has not been identified. Look up 'Jianzhong Shi' in Google

Akash Randhar

This author has not been identified. Look up 'Akash Randhar' in Google

Dinesh Bhatia

This author has not been identified. Look up 'Dinesh Bhatia' in Google