-99dBc/Hz@10kHz 1MHz-step dual-loop integer-N PLL with anti-mislocking frequency calibration for global navigation satellite system receiver

Congyin Shi, Chuan Wang, Le Ye, Huailin Liao. -99dBc/Hz@10kHz 1MHz-step dual-loop integer-N PLL with anti-mislocking frequency calibration for global navigation satellite system receiver. In International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil. pages 1876-1879, IEEE, 2011. [doi]

Authors

Congyin Shi

This author has not been identified. Look up 'Congyin Shi' in Google

Chuan Wang

This author has not been identified. Look up 'Chuan Wang' in Google

Le Ye

This author has not been identified. Look up 'Le Ye' in Google

Huailin Liao

This author has not been identified. Look up 'Huailin Liao' in Google