An Analysis of Jitter Accumulation in a Chain of PLL Timing Recovery Circuits

T. Shimamura, I. Eguchi. An Analysis of Jitter Accumulation in a Chain of PLL Timing Recovery Circuits. IEEE Transactions on Communications, 25(9):1027-1032, 1977. [doi]

Abstract

Abstract is missing.