Insup Shin, Jae-Joon Kim, Yu-Shiang Lin, Youngsoo Shin. A pipeline architecture with 1-cycle timing error correction for low voltage operations. In International Symposium on Low Power Electronics and Design (ISLPED), Beijing, China, September 4-6, 2013. pages 199-204, IEEE, 2013. [doi]
Abstract is missing.