Tamper-Resistant Optical Logic Circuits Based on Integrated Nanophotonics

Jun Shiomi, Shuya Kotsugi, Boyu Dong, Hidetoshi Onodera, Akihiko Shinya, Masaya Notomi. Tamper-Resistant Optical Logic Circuits Based on Integrated Nanophotonics. In 58th ACM/IEEE Design Automation Conference, DAC 2021, San Francisco, CA, USA, December 5-9, 2021. pages 139-144, IEEE, 2021. [doi]

Authors

Jun Shiomi

This author has not been identified. Look up 'Jun Shiomi' in Google

Shuya Kotsugi

This author has not been identified. Look up 'Shuya Kotsugi' in Google

Boyu Dong

This author has not been identified. Look up 'Boyu Dong' in Google

Hidetoshi Onodera

This author has not been identified. Look up 'Hidetoshi Onodera' in Google

Akihiko Shinya

This author has not been identified. Look up 'Akihiko Shinya' in Google

Masaya Notomi

This author has not been identified. Look up 'Masaya Notomi' in Google