Performance Evaluation of Compiler Controlled Power Saving Scheme - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jun Shirako, Munehiro Yoshida, Naoto Oshiyama, Yasutaka Wada, Hirofumi Nakano, Hiroaki Shikano, Keiji Kimura, Hironori Kasahara. Performance Evaluation of Compiler Controlled Power Saving Scheme. In Jesús Labarta, Kazuki Joe, Toshinori Sato, editors, High-Performance Computing - 6th International Symposium, ISHPC 2005, Nara, Japan, September 7-9, 2005, First International Workshop on Advanced Low Power Systems, ALPS 2006, Revised Selected Papers. Volume 4759 of Lecture Notes in Computer Science, pages 480-493, Springer, 2005. [doi]

This author has not been identified. Look up 'Jun Shirako' in GoogleThis author has not been identified. Look up 'Munehiro Yoshida' in GoogleThis author has not been identified. Look up 'Naoto Oshiyama' in GoogleThis author has not been identified. Look up 'Yasutaka Wada' in GoogleThis author has not been identified. Look up 'Hirofumi Nakano' in GoogleThis author has not been identified. Look up 'Hiroaki Shikano' in GoogleThis author has not been identified. Look up 'Keiji Kimura' in GoogleThis author has not been identified. Look up 'Hironori Kasahara' in Google

runs on WebDSL