Synthesis of Coupling Capacitance Based Hidden State Transitions for Sequential Logic Locking

Pratik Shrestha, Ioannis Savidis. Synthesis of Coupling Capacitance Based Hidden State Transitions for Sequential Logic Locking. In IEEE International Symposium on Circuits and Systems, ISCAS 2022, Austin, TX, USA, May 27 - June 1, 2022. pages 1734-1738, IEEE, 2022. [doi]

Authors

Pratik Shrestha

This author has not been identified. Look up 'Pratik Shrestha' in Google

Ioannis Savidis

This author has not been identified. Look up 'Ioannis Savidis' in Google