Fault modeling for FinFET circuits

Muzaffer O. Simsir, Ajay N. Bhoj, Niraj K. Jha. Fault modeling for FinFET circuits. In Shamik Das, Iris Bahar, Michael T. Niemier, editors, 2010 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2010, Anaheim, CA, USA, June 17-18, 2010. pages 41-46, IEEE Computer Society, 2010. [doi]

Authors

Muzaffer O. Simsir

This author has not been identified. Look up 'Muzaffer O. Simsir' in Google

Ajay N. Bhoj

This author has not been identified. Look up 'Ajay N. Bhoj' in Google

Niraj K. Jha

This author has not been identified. Look up 'Niraj K. Jha' in Google