A 7-nm Compute-in-Memory SRAM Macro Supporting Multi-Bit Input, Weight and Output and Achieving 351 TOPS/W and 372.4 GOPS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Mahmut E. Sinangil, Burak Erbagci, Rawan Naous, Kerem Akarvardar, Dar Sun, Win-San Khwa, Hung-Jen Liao, Yih Wang, Jonathan Chang. A 7-nm Compute-in-Memory SRAM Macro Supporting Multi-Bit Input, Weight and Output and Achieving 351 TOPS/W and 372.4 GOPS. J. Solid-State Circuits, 56(1):188-198, 2021. [doi]

This author has not been identified. Look up 'Mahmut E. Sinangil' in GoogleThis author has not been identified. Look up 'Burak Erbagci' in GoogleThis author has not been identified. Look up 'Rawan Naous' in GoogleThis author has not been identified. Look up 'Kerem Akarvardar' in GoogleThis author has not been identified. Look up 'Dar Sun' in GoogleThis author has not been identified. Look up 'Win-San Khwa' in GoogleThis author has not been identified. Look up 'Hung-Jen Liao' in GoogleThis author has not been identified. Look up 'Yih Wang' in GoogleThis author has not been identified. Look up 'Jonathan Chang' in Google

runs on WebDSL