Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shreyas G. Singapura, Anand V. Panangadan, Viktor K. Prasanna. Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA. In 2015 IEEE International Parallel and Distributed Processing Symposium Workshop, IPDPS 2015, Hyderabad, India, May 25-29, 2015. pages 154-162, IEEE, 2015. [doi]

This author has not been identified. Look up 'Shreyas G. Singapura' in GoogleThis author has not been identified. Look up 'Anand V. Panangadan' in GoogleThis author has not been identified. Look up 'Viktor K. Prasanna' in Google

runs on WebDSL