An O(log n) Parallel Algorithm for Binary Multiplication and its VLSI implementation

Bhabani P. Sinha, Pradip K. Srimani. An O(log n) Parallel Algorithm for Binary Multiplication and its VLSI implementation. In Proceedings of the 8th IEEE Real-Time Systems Symposium (RTSS 87), December 1-3, 1987, San Jose, Califorinia, USA. pages 54-62, IEEE Computer Society, 1987.

Authors

Bhabani P. Sinha

This author has not been identified. Look up 'Bhabani P. Sinha' in Google

Pradip K. Srimani

This author has not been identified. Look up 'Pradip K. Srimani' in Google