Hardware transactional memory on multi-processor FPGA platform

Jeevan Sirkunan, Chia Yee Ooi, Nasir Shaikh-Husin, Yuan Wen Hau, Muhammad Nadzir Marsono. Hardware transactional memory on multi-processor FPGA platform. In IEEE International Symposium on Circuits and Systemss, ISCAS 2014, Melbourne, Victoria, Australia, June 1-5, 2014. pages 2744-2747, IEEE, 2014. [doi]

Authors

Jeevan Sirkunan

This author has not been identified. Look up 'Jeevan Sirkunan' in Google

Chia Yee Ooi

This author has not been identified. Look up 'Chia Yee Ooi' in Google

Nasir Shaikh-Husin

This author has not been identified. Look up 'Nasir Shaikh-Husin' in Google

Yuan Wen Hau

This author has not been identified. Look up 'Yuan Wen Hau' in Google

Muhammad Nadzir Marsono

This author has not been identified. Look up 'Muhammad Nadzir Marsono' in Google