High-Level Synthesis Implementation of an Accurate HEVC Interpolation Filter on an FPGA

Panu Sjövall, Matti Rasinen, Ari Lemmetti, Jarno Vanne. High-Level Synthesis Implementation of an Accurate HEVC Interpolation Filter on an FPGA. In Jari Nurmi, Dag T. Wisland, Snorre Aunet, Kristian Kjelgaard, editors, IEEE Nordic Circuits and Systems Conference, NorCAS 2021, Oslo, Norway, October 26-27, 2021. pages 1-7, IEEE, 2021. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.