Performance-constrained pipelining of software loops onto reconfigurable hardware

Greg Snider. Performance-constrained pipelining of software loops onto reconfigurable hardware. In FPGA. pages 177-186, 2002. [doi]

Authors

Greg Snider

This author has not been identified. Look up 'Greg Snider' in Google