Evaluating the robustness of secure triple track logic through prototyping

Rafael Soares, Ney Laert Vilar Calazans, Victor Lomné, Philippe Maurine, Lionel Torres, Michel Robert. Evaluating the robustness of secure triple track logic through prototyping. In Marcelo Lubaszewski, Michel Renovell, Rajesh K. Gupta, editors, Proceedings of the 21st Annual Symposium on Integrated Circuits and Systems Design, SBCCI 2008, Gramado, Brazil, September 1-4, 2008. pages 193-198, ACM, 2008. [doi]

Authors

Rafael Soares

This author has not been identified. Look up 'Rafael Soares' in Google

Ney Laert Vilar Calazans

This author has not been identified. Look up 'Ney Laert Vilar Calazans' in Google

Victor Lomné

This author has not been identified. Look up 'Victor Lomné' in Google

Philippe Maurine

This author has not been identified. Look up 'Philippe Maurine' in Google

Lionel Torres

This author has not been identified. Look up 'Lionel Torres' in Google

Michel Robert

This author has not been identified. Look up 'Michel Robert' in Google