Architecture and Implementation of Power and Area Efficient Receiver Equalization Circuit for High-Speed Serial Data Communication

Hongjiang Song. Architecture and Implementation of Power and Area Efficient Receiver Equalization Circuit for High-Speed Serial Data Communication. In 2006 IEEE International SOC Conference, Austin, Texas, USA, September 24-27, 2006. pages 43-46, IEEE, 2006. [doi]

Abstract

Abstract is missing.